

(19)



JAPANESE PATENT OFFICE

PATENT ABSTRACTS OF JAPAN

(11) Publication number: 2001217337 A

(43) Date of publication of application: 10.08.01

(54) SEMICONDUCTOR DEVICE AND
MANUFACTURING METHOD THEREFOR

(57) Abstract:

PROBLEM TO BE SOLVED: To realize high performance by enabling compact constitution when a semiconductor element is mounted in a package and facilitating three-dimensional arrangement constitution and mutual connection of semiconductor elements if necessary in a semiconductor device.

SOLUTION: A thin semiconductor chip 40 of about 50 µm in thickness is buried and mounted in a package 20. External connection terminals 32 are formed on both surfaces of the package 20, or a terminal forming part of a wiring pattern 29 with which the external connection terminals are to be connected is exposed from a solder resist layer 31 and constituted in such a manner that multilayer stacking is possible.

COPYRIGHT: (C)2001,JPO

(51) Int. Cl

H01L 23/12
H05K 1/18
H05K 3/46

(21) Application number: 2000021913


(22) Date of filing: 31.01.00

(71) Applicant:

SHINKO ELECTRIC IND CO LTD

(72) Inventor:

AKAGAWA MASATOSHI



CD-ROM: Nov. 30, 2001